Design of a 3rd order micro power switched current ΣΔ-modulator by Jørgensen, Ivan Harald Holger & Bogason, Gudmundur
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
General rights 
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners 
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. 
 
• Users may download and print one copy of any publication from the public portal for the purpose of private study or research. 
• You may not further distribute the material or use it for any profit-making activity or commercial gain 
• You may freely distribute the URL identifying the publication in the public portal  
 
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately 
and investigate your claim. 
   
 
Downloaded from orbit.dtu.dk on: Dec 17, 2017
Design of a 3rd order micro power switched current -modulator
Jørgensen, Ivan Harald Holger; Bogason, Gudmundur
Published in:
Proceedings of the Third IEEE International Conference on Electronics, Circuits and Systems
Link to article, DOI:
10.1109/ICECS.1996.584542
Publication date:
1996
Document Version
Publisher's PDF, also known as Version of record
Link back to DTU Orbit
Citation (APA):
Jørgensen, I. H. H., & Bogason, G. (1996). Design of a 3rd order micro power switched current -modulator. In
Proceedings of the Third IEEE International Conference on Electronics, Circuits and Systems (Vol. Volume 2,
pp. 948-951). IEEE. DOI: 10.1109/ICECS.1996.584542
DESIGN OF A 3RD ORDER MICRO POWER SWITCHED CURRENT 
CA-MODULATOR 
0.13 
0.15 
Ivan H. H. J~rgensen, Dept. of Information Technology, Technical University of Denmark, 2800 Lyngby, 
Tel. ($45) 4525 3913, Fax. ($45) 4588 0117, Email: ihhj@ei.dtu.dk 
Gudmundur Bogason, OTICON A/S, Strandvejen 58, 2900 Hellerup, Denmark, 
Tel. (+45) 3917 7308, Fax. (+45) 3927 7000, E-mail: gb@icu.oticon.dk 
L e u  L s l v R M S A  
d B  I d B  
93.7 0.75 0.17 94.6 0.59 
95.0 0.69 0.19 95.3 0.45 
ABSTRACT 
This paper reports the design of a 3rd order switched 
current-CA-modulator. The modulator is design to have a 
SNR of 80dB with a signal bandwidth of fb = 6kHz.  The 
oversampling ratio is R = 90 and the sampling frequency 
fs = 1.08MHz. Multiple input signals are used to reduce 
the internal signal swings, which results in reduced power 
consumption. The noise from the 2nd and 3rd integrator is 
shaped. This is used to allow the noise power from these 
integrators to be increased and hence saving power. The 
power consumption of the first integrator is 254pW and the 
total power consumption is 600pW. The supply voltage is 
VDD = 2.7V. A new methology is presented that allows for 
optimization of SI circuits for minimum power consumption 
with respect to process tolerances. 
1. INTRODUCTION 
Over the last years EA-modulators have gained increasing 
popularity as they have the potential for high accuracy data 
conversion with modest analog requirements. The reason for 
the popularity originates in the fact that the quantization 
noise is moved from the signal band [-fb; +fb] to high fre- 
quencies (Noise Shaping). This allows for very coarse quan- 
tization, e.g., 1-bit using a simple comparator. This type 
of quantization does not introduce static nonlinearities and 
simplifies the analog circuitry. 
To obtain high accuracy, e.g., Sh% > 80dB,  for second 
order CA-modulators it is necessary to use a very high over- 
sampling ratio (R), e.g., R> 128. This problem can be over- 
comed by using higher order CA-modulators as the quan- 
tization noise in the signal band is reduced when the order 
of the CA-modulator is increased for a fixed R. For a more 
thorough analysis of different structures for CA-modulation 
see [4]. 
2. S Y S T E M  DESIGN 
In figure 1 the 3rd order CA-modulator is illustrated. The 
signals are shown as currents as the CA-modulator is to be 
implemented using switched current (SI) techniques. 
The quantizer in figure 1 can be modeled by replacing 
the comparator with a amplification factor, Kn, and a white 
noise source, nq, that represents the quantization noise [2], 
[3]. It  is a widespread misunderstanding to assume that the 
gain K ,  equals one because if it was so then the modulator 
would not be invariant to variations in k3. In fact, it is not 
necessary to assume anything about the gain K,  in order to 
design the modulator filter, i.e., b l ,  b2 and b3. 
First assume that kl = kz = k3 = 1 and a2 = 0, i.e., no scal- 
ing and only one input to the CA-modulator. The constants 
bl ,  b2 and b3 determine the noise transfer function N T F ( z )  
for the quantization noise (the transfer function from nq to 
the output y). It is easily shown that the quantization noise 
is shaped by a 3rd order highpass filter, i.e., the quantization 
noise is moved from low frequencies to high frequencies. This 
is illustrated in figure 2. 
The CA-modulator coefficients b l ,  b2 and bs are deter- 
mined by designing the N T F ( z )  [2] as a 3rd order highpass 
Figure 2. The noise transfer function N T F ( z ) .  
Butterworth filter. It is easily shown that the transfer func- 
tion from the input of the EA-modulator to the output, the 
signal transfer function STF(z ) ,  is a 3rd order lowpass filter 
with a cut-off frequency much higher than fb. 
If a sinusoidal signal is forced into the CA-modulator one 
will observe that it becomes unstable for amplitude greater 
than a certain value called the maximum stability amplitude 
MSA [2]. The relationship between the cut-off frequency, f,, 
for the designed NTF(z) ,  MSA and SNR is shown in table 1. 
Table 1. 
estimated by averaging 16 runs of 16384 samples. 
From table 1 it can be seen that the cut-off frequency fn 
has a very strong influence on the MSA whereas it has very 
little influence on the SNR. 
If the CA-modulator is designed to have only one input 
(a2 = 0) the internal signal swings in the integrators are 
very different. By forcing a sinusoidal signal with an ampli- 
tude of MSA into the EA-modulator the peak signal swing 
in INT1, INT2 and INT3 is approximately 51,161 and 241 
respectively (assu'ming that the integrators are ideal). The 
internal signal swings can be adjusted to have the same peak 
value as the swing in the first integrator by adjusting the 
scaling factors k l ,  k z  and k3. This scaling results in a con- 
stant k3 in front of the quantizer which can be removed as 
a constant proceeded by a comparator does not affect the 
output of the comparator. This will therefore not affect the 
modulator filter. 
The internal signal swings can be reduced further by in- 
troducing a second input, i.e., a2 # 0. This input is added 
between INTl and INTZ. It was found that a2 = b2 results 
in an optimal reduction of the internal signal swings in the 
integrators by a factor of approximately 3. After introducing 
the second input the internal signal swings are approximately 
1.71 for all three integrators. The reduction in the internal 
signal swings will substantially reduce the power consump- 
tion of the modulator, because it allows for lower bias cur- 
rents in the integrators. The extra input a2 results in a peak 
in STF(z)  at high frequencies (M fn), that results in a slight 
increase of the STF(z)  in the signal band. At the frequency 
fb the S T F ( z )  is O.ldB larger than at DC. 
In figure 1 the analog noise sources nl, n2 and n3 are in- 
cluded too. The noise at the output of the modulator must 
be the sum of n1 unfiltered, 122 1st order highpass filtered, 
n3 2nd order highpass filtered and, finally, nq 3rd order high- 
SNR and MSA versus fn for R = 90. SNR 
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Figure 1. 3rd order CA-modulator. 
pass filtered (NTF(z ) ) .  As the noise sources n2 and n3 are 
highpass filtered INTZ and INT3 can be allowed to generate 
more noise than INTl without affecting the overall SNR at 
the output. In this design this technique was used to lower 
the internal signal swings and thereby the quiescent current 
in INTZ and INT3 by a factor of 2 and 4 respectively. This 
results in the same SNR but reduces the power consumption 
by a factor of 1,!&'$25 = 1.71. 
Because the noise from INTZ and INT3 is shaped, the 
noise at the output of the modulator is dominated by the 
noise from the input section, i.e., INT1, DACl and IN1. The 
input section is therefore designed to limit the SNR to 80dB. 
With an oversampling factor of R = 90, the quantization 
noise will limit the SNR to approximately 95dB as shown 
in table 1 (assuming that there is no thermal noise in the 
analog circuitry). By increasing the MSA we increase the 
signal power at the input of the modulator which allows a 
noisier input section for a given SNR. We utilize this to 
lower the power consumption. A very high MSA will result 
in a reduction of the SNR because the modulator begins to 
perform poor coding of the input signal. As a compromise we 
chose MSA = 0.691 which equals to a fn =0.15fs (see table 
1). The NTF(z)  for fn = 0.15f8 resulted in the following 
constants (see figure 1): a1 = b2 = 1, a2 = b2 = 5.66, b3 = 13.6 
and due to the scaling kl = 1, kz = 17.4 and k3 =64.0. 
3. IMPLEMENTATION 
The SI-integrator, shown in figure 3, is a cascode type but 
also a folded cascode type was considered. However, the 
folded cascode SI-integrator introduced extra noise due to 
the extra current sources needed and therefore this solution 
would consume more power for a given SNR. 
The integrator in figure 3 has a very low input impedance 
as the transistors M Z J  and M z , ~  act as current conveyors 
which reduce the input impedance (compared to the input 
impedance of a single transistor) by a factor of Lc: = (1 + 
E) where gmz and g02 are the transconductance and output 
admittance for the Mz's.  The input impedance of this circuit 
is therefore in the order ewhich can be as low as 10 
at low frequencies. This eases the interfacing to the circuit, 
in fact, the input devices IN1 and IN2 in figure 1 are just 
resistors that convert the input voltage to a current. This is 
indicated in figure 3. 
The transfer function for the integrator is: 
. ,  
It is important that the integrator has very little loss as any 
loss results in a finite DC-gain and the quantization noise 
will therefore be increased at low frequencies. The loss in 
the SI-integrator is caused by finite output resistance and 
the gate-drain overlap capacitances for M8,1 and M8,2 but 
the transistors M Z J  and M2,2 reduce these error with the 
same gain factor LG as mentioned before. The loss in the 
SI-Integrator we have used is less than 0.1%. The scaling 
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factor K in figure 3 is'eontrolled by the length and the width 
of MOS-transistors. 
It is well known that one of the main problems using SI- 
circuits is the nonlinear settling behavior. This nonlinear set- 
tling behavior decreases the performance of the SI-integrator 
drastically, when high signal currents compared to the qui- 
escent current are processed, and thereby, it also decreases 
the performance of the CA-modulator. It is, however, not 
possible to evaluate this problem using SPICE as the simu- 
lation time would be enormous. It was therefore necessary 
to evaluate this problem by other means. A IC++'-program 
was written, that modeled the SI-integrator as a nonlinear 
component. The program models the SI-integrator as build 
from two current copiers (CCOP) (see, [I]). A CCOP is ba- 
sically a operational transconductance amplifier (OTA) and 
some switches. The OTA is in the program described as 
a component that has a nonlinear relationship between the 
input voltage and the output current. For each sample the 
program then solves the nmlinear settling problem using the 
2nd order Runge-Kutta algorithm. The program was veri- 
fied by comparing its results with simulations using PSPICE, 
performed on relatively simple building blocks 
Simulations performed on the entire CA-modulator show- 
ed that the internal signal swings were increased from ap- 
proximately 1.71 to 2.41, when the integrators were made 
nonlinear using a square law relationship for the OTA's in 
the CCOP's. Furthermore, the nonlinear settling causes a 
DC-component at the output of the modulator which causes 
nonharmonics in the signal band for small input amplitudes. 
To avoid this a quiescent current of 31, i.e., N = 3 ,  is chosen. 
3.1. 
The SI-integrator in figure 3 operates in class A There are 
some restrictions or constraints to the operation of the cir- 
cuit. These constraints are set by the fact that all transistors 
at any time have to be saturated to ensure proper operation 
of the SI-integrator. Three constraints exist for the integra- 
Constraints on the Voltage Swings 
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tor shown in figure 3. 
In the following AV denotes the saturation voltage for the 
transistor, i.e., AV = Vas - VT. First assume that a current 
of N.I (i.e., modulation index m=1)  is stored on C,,1 which 
results in AV,, = fiAv,, where AV, is the quiescent value. 
To ensure that the transistor M,,1 is saturated the transistors 
in the first column must satisfy: 
Second, again assume that the current N. I  is stored on Csl. 
During pz  this current is stored onto C,Z. Right after clock 
phase p z  goes high M,,1 and MZJ are only saturated if the 
gate-source voltage of M3,z is greater than the saturation 
voltages of M,J and MZJ. This results in two constraints, 
one where the current N.I is stored onto C,Z (resulting in 
Av,,z =&AV,) and one where the current - N . I  is stored 
onto Cs2 (resulting in A v , , ~  =O): 
I1 : &AV, + AVZ < + &AV, * AVZ < V T ~  
I : VT, + &AV, + Av3 + Av4 < VDD 
I11 : &AV, + Av2 < VT, 
The saturation voltages for the cascode transistors MZ and . 
M3 is kept small as these do not contribute to the noise (see, 
[l]). This means that I1 is always fulfilled. 
Constraint I and I11 set the limitations for the choise of 
the saturation voltage for the circuit. How these saturation 
voltages are to be selected will be discussed later when the 
power consumption for the SI-integrator is derived. 
3.2. Power consumption 
In this section the SNR for the SI-integrator is derived. This 
is used to find the power needed to ensure that the per- 
formance of the integrator is sufficient. In the following 
it is assumed that the 1/ f -noise is insignificant compared 
to the white noise. This assumption is reasonable as the 
SI-integrator internally performs correlated double sampling 
(CDS), i.e., it suppresses correlated errors at low frequencies. 
The power spectral density of the white noise is equal to 
Sg = $ 2 K T c g m .  Here K is Boltzmanns constant, T is 
the temperature and cgm is the sum of all transconduc- 
tances for transistors that contribute to the noise. The noise 
bandwidth of the SI-integrator is B W N  = = E > f a ,  
where C, = C,1 = C,Z. The power spectrum of the sample 
white noise in the frequency range [-4; 41 can then be 
found as: 
An expression for cgm will be derived later. Using a si- 
nusoidal signal with an amplitude of MSA.1 as input sig- 
nal to the CA-modulator the power of the input signal 
is P, = MSA2$. Using the fact that the signal band is 
f, =2Rfb, where R is the oversampling factor then the SNR 
can now be found as: 
(4) 
Now, the factor e is to be evaluated. As mentioned 
earlier the cascode transistors, Mz, ,  and Ms,,, do not con- 
tribute to the noise therefore the saturation voltages of these 
were set to 0.1V. Only Ms,1,M,,2,M4,1 and M4,Z contribute 
to the noise. Therefore gm = 2Ng,,+2Ngm4. However the 
noise from these transistors is sampled on both clock phases 
resulting in a doubling of the noise under the assumption 
that it is uncorrelated (white noise). Using gms = and 
gm4 = 8 the factor & E in (4) can be evaluated as: 
v4 
9 
(5) 
1 
Equation (4) and (5) show that the SNR is not dependent on 
the bias current I but only on the saturation voltages Aw, 
and Av4. 
The power consumption, Psup, is now to be calculated. 
First consider: . 
Sms 2 1  WO 
WO = - + gms =WOG, = -=+- I = T C s A v s  c, A V 8  (6) 
The power consumption can now be calculated by multiply- 
ing I with VDD (class A operation). From the capacitance 
(4)  C, can be found and the power consumption can be ex- 
pressed as Psup = VDDI = YPCsAVa: 
Equation (7) can be used to minimize the power consumption 
within the constraints derived earlier. 
The expression in (7) was derived for the integrator INTl 
alone. For the CA-modulator in figure 1 the input noise 
originates from INT1, DACl and IN1. Therefore (7) must be 
modified to also describe the noise from DACl and IN1. This 
is a tedious derivation and only the result will be presented 
here. The expression (7) will be modified: 
4 N + D  4 N + D 4  I 3 M S A )  (8) 
where KK is the same factor as in (7). As can be seen from 
(8) the noise from DACl can be modeled by introducing 
some constants (Os, 04)  in (7). DACl introduces noise and 
therefore more power must be used to obtain a certain SNR. 
Furthermore, the noise for the input is taken into account. 
Calculations showed that the noise from DACl could been 
modeled with (Os, 04)  = (1.75,3.75). Earlier it was found 
that N = 3. This means that the noise from the integrator 
is much larger than the one for the DAC. Furthermore, the 
noise from the input resistor can be reduced by increasing 
the input voltage swing Avin (corresponds to increasing the 
input resistor in IN1 which then produces less noise current). 
3.3. Optimization 
Now, the constraints I, I11 and (7) (or (8)) can be used to 
minimize the power consumption. In this section the expres- 
sion for the power consumption (7) is used but the results 
are also valid for (8). 
Using a program such as MATLAB it is possible to find 
minimum power consumption within the boundaries given by 
the constraints. In a typical process there are process vari- 
ations on, e.g., the thickness of the oxide To,, the threshold 
voltage VT, etc. If the constraints I and I11 were used to de- 
termine the power consumption the process variations might, 
however, cause the circuit to malfunction as some transistors 
would operate in their linear region. The the threshold volt- 
age ( E T )  can vary f30% and the saturation voltage (E,) can 
vary f20%. To ensure that process variations will not reduce 
the yield it is necessary to take these into account. 
The relative process variations for the threshold voltage, 
VT, and the saturation voltages, Avs, is called ET and 
respectively. Now, the constraints I, I11 can be expressed as: 
1, : vTs(1 + E T )  + (&AV, + AVS + AV4)(1 + E a )  < VDD 
PsUp = KK (- + Av4 4 AV,, 
AV, 
111, : (JZAwS+Awz)(l+~,) <VT,(~+ET) 
Ensuring that these two constraints are fulfilied for given pro- 
cess variations means that the saturation voltages must be 
chosen smaller than then nominal values which again means 
that more power must be used to ensure correct operation 
(see (7)). The constraints I, and 111, make the determination 
of the optimal choise of the saturation voltages difficult. 
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Figure 4. Boundaries. 
Constraint I11 shows that AV, is limited to a value less 
than For large supply voltages this results in increased 
power consumption as can be seen from (7). Constraint I 
shows that AV, approaches zero when the supply voltage 
approaches VT,. This also results in increased power con- 
sumption as can be seen from (7). Therefore there exists 
an optimum supply voltage, that results in minimum power 
consumption, which for our circuit is VDD = 2.7V. The 
threshold voltage is VT = 0.9V. 
The fist step is to determine a set of limits, that limit 
the valid area for the saturation voltages. Four critical set 
of boundaries can be plotted for  ET,,^^, & E , , ~ ~ ~ ) .  This 
is illustrated in figure 4. Any set of, values of ( E T ,  E , )  within 
 ET,,^^, f E s , m a z )  will determine an area that encloses the 
shaded area in figure 4 due to the linear dependency between 
the saturation voltages and ( E T ,  E ~ ) .  
To ensure that all transistors, for the given process varia- 
tions  ET,,^^ and in the SI-integrator will operate in 
saturation the saturation voltages (AV, , Avr) must therefore 
be chosen within the shaded area. Now, the power consump- 
tion (7) should be minimized within this area. 
Finding the minima is a trivial mathematical problem 
which is left out for the reader. The optimal choise 
( A V ~ , ~ ~ ~ , A V ~ , ~ , ~ )  is where the lines 1, and l b  in figure 4 
intersect. This is marked by '0'. The optimal choise 
(AV, , ,~~ ,  Av4,,,t) is the same for (8). 
If process variation of   ET,^^^ , ~,,,~,)=(0.3,0.3) have 
to be taken into account then the saturation voltages 
must be lowered which means that the quiescent current 
must be approximately 80 % larger than for the case 
  ET,,^^, E,,,,,)=(O,O). Hence, a high yield is quite expen- 
sive in terms of power consumption. 
As a compromise between high yield and low power 
consumption we choosed ( E T ,  E , )  = (0.15,O.lO) which 
combined with (8) gives the optimal saturation voltages 
(A~s,opt, Av4,0pt) = (0.421V1 0.818V). 
As discussed in section 3 high nonlinear settling error will 
degrade the performance of the CA-modulator. The small 
signal settling error E = e-wo% should be made as large as 
possible to reduce power consumption. Simulations showed 
that a small signal settling error should not exceed 0.5 %, 
otherwise it would show up as reduction of SNR. With f, = 
1.08MHz this results in WO = 5.72Ms-'. From (8) we get 
that the quiescent current is I =  15.7pA and from (6) we get 
that C, =6.5pF.  
The power consumption of the first integrator is approx- 
imately 254pW. The total power consumption is approxi- 
mately 600pW. 
4. SIMULATION RESULTS 
In figure 5 the simulated output from the CA-modulator 
with full scale input ( M S A  = 0 71) is shown. The bottom 
curve represents the output spectrum of the CA-modulator 
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when ideal integrators are used. This results in a SNR z 
95dB. The middle curve is the result of a simulation using 
the 'C++'-program to model the square law relationship for 
the transistors. This simulation shows that the quantiza- 
tion noise in the signal band increases and a DC-component 
appears. If the small signal settling error is reduced ( N  in- 
creased) then the middle curve approaches the ideal curve. 
The top curve is the same as the middle one with the excep- 
tion that a noise source is added at the input to model the 
analog noise. 
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Figure 5. O u t p u t  spectrum wi th  full scale input. 
All three simulations show a large 3rd harmonic component, 
even when linear integrators are used. This is due to the 
large input amplitude. If the amplitude of the input signal 
is lowered slightly this 3rd harmonic is reduced significantly. 
The CA-modulator is currently being fabricated in a 
2.4pm CMOS process provided by MIETEC. Measurement 
results will be presented at the conference. 
5. CONCLUSION 
A 3rd order switched current-CA-modulator is presented. 
The modulator is design to have a SNR of 80dB with a signal 
bandwidth of fb = 6kHr and an oversampling ratio of R = 
90. The N T F ( z )  for the modulator is designed as a 3rd order 
Butterworth highpass filter. Power consumption is lowered 
by using multiple input signals for reduction of the internal 
signal swings. The shaping of the noise from the 2nd and 
3rd integrator is used to allow the noise power from these 
integrators to be increased by a factor of 2 and 4 respectively. 
This effectively lowers the power consumption by a factor 
of 1.71. The power consumption of the first integrator is 
254pW and the total power consumption is 600pW. 
A new methology is presented that allows for optimization 
of SI circuits for minimum power consumption with respect 
to process tolerances. I t  is shown that a deviation of 30% 
in the threshold voltage and in the saturation voltages in- 
creases the power consumption by 80% in order to maintain 
the performance. The modulator is optimized for a supply 
voltage of VDD = 2.7V. 
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